IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes et al.

Title:

PROGRAMMABLE MEMORY CELL USING CHARGE TRAPPING IN A GATE OXIDE

Docket No.:

303.588US3

Filed:

January 22, 2004

Examiner:

Tuan Nguyen

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

APR 1 9 2004 C

Serial No.: 10/763,136

Due Date: N/A

Group Art Unit: Unknown

We are transmitting herewith the following attached items (as indicated with an "X"):

- X A return postcard.
- X A Communication Concerning Related Applications (2 pgs.).
- X A Supplemental Information Disclosure Statement (2 pgs.), Form 1449 (4 pgs.), and copies of 35 cited documents.

If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

Customer Number 21186

Atty: Daniel J. Kluth Reg. No. 32,146

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 15 day of April, 2004.

MEREDITH MESCHER

Name

Signature

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

(GENERAL)

S/N 10/763136 **PATENT**

TATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes et al.

Examiner: Tuan Nguyen

Serial No.:

10/763,136

Group Art Unit: Unknown

Filed:

January 22, 2004

Docket: 303.588US3

Title:

PROGRAMMABLE MEMORY CELL USING CHARGE TRAPPING IN A

GATE OXIDE

COMMUNICATION CONCERNING RELATED APPLICATION(S)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicants would like to bring to the Examiner's attention the following related application(s) in the above-identified patent application:

Serial/Patent No. 08/969,099	Filing Date November	Attorney Docket 303.362US1	Title MEMORY USING INSULATOR TRAPS
6,232,643 09/388,656 6,246,606	13, 1997 September 2, 1999	303.362US2	MEMORY USING INSULATOR TRAPS
09/394,109 6,140,181	September 10, 1999	303.362US3	MEMORY USING INSULATOR TRAPS
09/858,304 6,545,314	May 15, 2001	303.362US4	MEMORY USING INSULATOR TRAPS
09/879,453 6,351,411	June 12, 2001	303.362US5	MEMORY USING INSULATOR TRAPS
09/383,804 6,521,958	August 26, 1999	303.588US1	MOSFET TECHNOLOGY FOR PROGRAMMABLE ADDRESS DECODE AND CORRECTION
09/924,659 6,700,821	August 8, 2001	303.588US2	MOSFET TECHNOLOGY FOR PROGRAMMABLE ADDRESS DECODE AND CORRECTION
09/782,543 6,674,667	February 13, 2001	303.620US1	PROGRAMMABLE FUSE AND ANTIFUSE AND METHOD THEREFOR
10/719,217	November 20, 2003	303.620US2	PROGRAMMABLE FUSE AND ANTIFUSE AND METHOD THEREFOR

COMMUNICATION CONCERNING RELATED APPLICATIONS

Serial Number: 10/763136

Filing Date: January 22, 2004

Title: PROGRAMMABLE MEMORY CELL USING CHARGE TRAPPING IN A GATE OXIDE

Page 2 Dkt: 303.588US3

Respectfully submitted,

LEONARD FORBES ET AL.

By Applicants' Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6904

Date <u>Apr. 15, 2004</u>


Daniel J. Kluth

Reg. No. 32,146

<u>CERTIFICATE UNDER 37 CFR 1.8:</u> The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this <u>15</u> day of <u>April</u>, 2004.

MEREDINH MESCHER

Signature



STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes et al.

APR 1 9 200

Examiner:

Tuan Nguyen

Serial No.:

10/763,136

Group Art Unit:

Unknown

Filed:

January 22, 2004

Docket:

Title:

303.588US3

PROGRAMMABLE MEMORY CELL USING CHARGE TRAPPING IN A

GATE OXIDE

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Supplemental Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Supplemental Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Supplemental Information Disclosure Statement considered.

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Serial No :10/763136

Filing Date: January 22, 2004

Title: PROGRAMMABLE MEMORY CELL USING CHARGE TRAPPING IN A GATE OXIDE

Page 2 Dkt: 303.588US3

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

The present application is either a U.S. national patent application filed after June 30, 2003 or an international application that entered the national stage under 35 U.S.C. § 371 after June 30, 2003. Thus, Applicant believes that the U.S. Patent & Trademark Office has waived the requirement under 37 C.F.R. 1.98 (a)(2)(i) for submitting a copy of each cited U.S. patent and each U.S. patent application publication. The waiver is provided in a pre-OG notice from the U.S. Patent & Trademark Office entitled "Information Disclosure Statements May Be Filed Without Copies of U.S. Patents and Published Applications in Patent Applications filed after June 30, 2003" and dated July 11, 2003. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. 1.98(a)(2).

Respectfully submitted,

LEONARD FORBES ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6904

Kluth

Date Apr. 15, 2004

Daniel J. Kluth

Reg. No. 32,146

<u>CERTIFICATE UNDER 37 CFR 1.8:</u> The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this <u>15</u> day of April, 2004.

MEREDITH MESCHER

Meredeth Mescher

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
for the Paperwork Raduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute (2) Irm 1449A/PTO
INFORMATION DISCLOSURE Complete if Known 10/763136 **Application Number** STATEMENT BY APPLICANT **Filing Date** January 22, 2004 Forbes, Leonard **First Named Inventor Group Art Unit** Unknown Nguyen, Tuan **Examiner Name** Attorney Docket No: 303.588US3 Sheet 1 of 4

	US PATENT DOCUMENTS						
Examiner Initial *							
	US- 2003/0235075 A1	12/25/2003	Forbes, L.	365	177	06/21/2002	
	US- 2003/0235077 A1	12/25/2003	Forbes, L.	365	185.05	06/21/2002	
	US- 2003/0235081 A1	12/25/2003	Forbes, L.	365	185.28	06/21/2002	
,	US- 2003/0235085 A1	12/25/2003	Forbes, L.	365	189.09	06/21/2002	
,	US-3,805,130	04/16/1974	Yamazaki, S.	317	235B	07/03/1973	
	US-4,173,766	11/06/1979	Hayes, James A.	357	23	09/16/1977	
	US-4,661,833	04/01/1987	Mizutani, Yoshihisa	365	185.01	10/29/1985	
	US-4,939,559	07/03/1990	DiMaria, , et al.	357	23.5	04/01/1986	
	US-5,298,447	03/29/1994	Hong, G.	437	43	07/22/1993	
	US-5,493,141	02/20/1996	Ricco, B., et al.	257	321	04/21/1994	
	US-5,740,104	04/14/1998	Forbes, Leonard	365	185.03	01/29/1997	
	US-5,768,192	06/16/1998	Eitan, Boaz	365	185.24	07/23/1996	
	US-5,781,477	07/14/1998	Rinerson, Darrell D., et al.	365	185.29	02/23/1996	
	US-5,959,896	09/28/1999	Forbes, L.	365	185.33	02/27/1998	
	US-6,038,168	03/14/2000	Allen, A. J., et al.	365	185.07	06/26/1998	
	US-6,191,445	02/20/2001	Fujiwara, I.	257	321	11/04/1998	
	US-6,229,733	05/08/2001	Male, B.	365	185.18	12/30/1999	
	US-6,469,352	10/22/2002	Ohshima, K., et al.	257	355	06/20/2001	
	US-6,521,958	02/18/2003	Forbes, L., et al.	257	391	08/26/1999	
	US-6,577,263	06/10/2003	Saito, Y.	341	155	10/30/2002	
	US-6,614,693	09/02/2003	Lee, J., et al.	365	185.29	03/19/2002	
	US-6,700,821	03/02/2004	Forbes, L., et al.	365	189.01	08/08/2001	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		"MT28F002B5 Flash Memory Data Sheet", Micron Technology, Inc., (Jan	

EXAMINER

DATE CONSIDERED

•	Under the Paperwork Reduction Act of 1995, no persons are	PTO/S8/08A(10-01) Approved for use through 10/31/2002. OMB 651-0031 US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE required to respond to a collection of Information unless it contains a valid OMB control number.
Substitute for form 1449A/PTO	Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/763136
(Use as many sheets as necessary)	Filing Date	January 22, 2004
	First Named Inventor	Forbes, Leonard
	Group Art Unit	Unknown
	Examiner Name	Nguyen, Tuan
Sheet 2 of 4	Attorney Docket No: 3	303.588US3

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		2000),	
		ADLER, E., et al., "The Evolution of IBM CMOS DRAM Technology", IBM	
		Journal of Research & Development, 39(1-2), (January-March 1995),167-188	
		DEKEERSMAECKER, R., et al., "Electron Trapping and Detrapping	
		Characteristics of Arsenic-Implanted SiO(2) Layers", <u>J. Appl. Phys., 51,</u> (Feb. 1980),1085-1101	
		DIMARIA, D., et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap	
		Level in SiO(2) Films", Physical Review B, 11, (June 1975),5023-5030	
		DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in	
		Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon	
		Dioxide Films", <u>J. Appl. Phys., 55,</u> (April 1984),3000-3019	
		EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory	
		Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545	
		FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the	
		generation of donor states at the Si-SiO2 interface", <u>Journal of Applied Physics</u> ,	1
		vol. 57, no. 2, (January 1985),418-424	
		FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS	
		Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712	ļ
		HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558	
	-	HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for	_
		Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical	
		<u>Digest,</u> San Francisco, CA,(Dec. 1992),469-472	
	 	HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap	
		Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884	
		HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating",	
		Canadian J. Physics, 74, (March/April 1996),81-91	
		HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room	<u> </u>
		Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l	
		Elec. Devices and Materials Symp., Taiwan, (Nov. 1992), 559-562	
	-	KALNITSKY, A., et al., "Memory Effect and Enhanced Conductivity in Si-	1
•		Implanted Thermally Grown SiO(2)", IEEE Trans. on Electron Devices, ED-34,	1
		(Nov. 1987),2372	
		KALNITSKY, A., et al., "Rechargeable E' Centers in Silicon-Implanted SiO(2)	
		Films", <u>J. Appl Phys., 67,</u> (June 1990),7359-7367	
	1	LEE, M., et al., "Thermal Self-Limiting Effects in the Long-Term AC Stress on N-	
		Channel LDD MOSFET's", Proc.: 9th Biennial University/Government/Industry	
		Microelectronics Symp., Melbourne, FL,(June, 1991),93-97	
		LUSKY, ELI, et al., "Spatial characterization of Channel hot electron injection	
		Utilizing subthreshold slope of NROM memory device", pp. 1-2	
		MILLER, A., "Silicon Dioxide", MIT, www.ai.mit.edu/people/tk/tks/silicon-	T -
			<u> </u>

DATE CONSIDERED EXAMINER

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Patent & Tredemark Office. U.S. DEPARTMENT OF COMMERCE
I to a collection of information unless it confidence as wall GMB control number.

Substitute for form 1449A/PTO	Complete if Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Application Number	10/763136		
	Filing Date	January 22, 2004		
	First Named Inventor	Forbes, Leonard		
	Group Art Unit	Unknown		
	Examiner Name	Nguyen, Tuan		
Sheet 3 of 4	Attorney Docket No: 3	303.588US3		

Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		dioxide.html,	
		NING, T. H., "Capture cross section and trap concentration of holes in silicon	1
		dioxide", Journal of Applied Physics, vol. 47, no. 3, (March 1976),1079-1081	
	i	NING, T. H., et al., "Completely electrically reprogrammable nonvolatile memory device using conventional p-channel MOSFET", <u>IBM Technical Disclosure</u> Bulletin, vol. 20, no. 5, (October 1977),2016	
		NING, T. H., et al., "Erasable nonvolatile memory device using hole trapping in SiO2", IBM Technical Disclosure Bulletin, vol. 18, no. 8, (January 1976),2740-2742	
		ROIZIN, YAKOV, et al., ""Dummy" GOX for Optimization of microFLASH Technology", 2 pages	-
		ROIZIN, YAKOV, et al., "Activation Energy of Traps in the ONO Stack of microFLASH Memory Cells", 2 pages	
		SAMANTA, PIYAS, et al., "Coupled charge trapping dynamics in thin SiO2 gate oxide under Fowler-Nordheim stress at low electron fluence", <u>Journal of Applied Physics</u> , vol. 83, no. 5, (March 1998),2662-2669	
		TAKEUCHI, K., et al., "A Double-Level-V Select Gate Array Architecture for Multilevel NANAD Flash Memories", IEEE Journal of Solid-State Circuits, 31, (April 1996),602-609	
		THOMAS, J. H., et al., "Electron Trapping Levels in Silicon Dioxide Thermally Grown on Silicon", J. Physics and Chemistry of Solids, Vol. 33, (1972),2197-2216	
		THOMPSON, S., et al., "Positive Charge Generation in SiO(2) by Electron- Impact Emission of Trapped Electrons", <u>J. Appl. Phys., 72,</u> (Nov. 1992),4683- 4695	
		THOMPSON, S., et al., "Tunneling and Thermal Emission of Electrons from a Distribution of Shallow Traps in SiO(2)", Appl. Phys. Lett., 58, (March 1991),1262-1264	
		TIWARI, SANDIP, "Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage", Intil Electron Devices Meeting: Technical Digest , Washington, DC, (Dec. 1995),521-524	
		TYSON, J., "How Flash Memory Works", <u>wwwhowstuffworks.com/flash-memory.htm</u> , (1998-2000),	
		VUILLAUME, D., et al., "Charging and Discharging Properties of Electron Traps Created by Hot-Carrier Injections in Gate Oxide of N-Channel Metal Oxide Semiconductor Field Effect Transistor", J. Appl. Phys., 73, (March 1993),2559-2563	
		WOLF, S, "Ion Implantation for VLSI", Silicon Processing for the VLSI Era, Vol. 1, (1990),280	
		WOLF, S., "MOS devices and NMOS process integration", In: Silicon Processing for the VLSI Era, Vol. 2, Lattice Press, Sunset Beach, CA,(1990),p.	

EXAMINER DATE CONSIDERED

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
on of information unless it contains a variet OMB control number,

Substitute for form 1449A/PTO	Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Application Number	10/763136	
	Filing Date	January 22, 2004	
	First Named Inventor	Forbes, Leonard	
	Group Art Unit	Unknown	
	Examiner Name Nguyen, Tuan		
Sheet 4 of 4	Attorney Docket No: 3	303.588US3	

. .

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		319	
		WOLF, S., "Thermal oxidation of single crystal oxidation", In: Silicon Processing for the VLSI Era, Vol. 1, Lattice Press, Sunset Beach, CA,(1990),p. 227	
		YOUNG, D., et al., "Characterization of Electron Traps in Aluminum-Implanted SiO(2)", IBM J. Research and Development, 22, (May 1978),285-288	